For an amplifier circuit, the high-frequency characteristics, the circuit gain, the 3-dB bandwidth, the unity-gain bandwidth power, and the power-added efficiency are explored consequently. Similar to the trend of the cutoff frequency, the PVE and RDF dominate both the device and circuit characteristic fluctuations due to the significant gate-capacitance fluctuations, and the WKF is less important at this simulation scenario. The extensive study assesses the fluctuations on circuit performance and reliability, which can, in turn, be used to optimize nanoscale MOSFETs and circuits.
I. INTRODUCTION
T HE VARIABILITY of performance and yield in nanoscale complementary metal-oxide-semiconductor (CMOS) devices is of great interest and has become crucial for circuit design. For state-of-art nanoscale CMOS circuits and systems, the intrinsic device parameter fluctuations that result from line-edge roughness [1] , [2] , the granularity of the polysilicon gate [3] - [5] , random discrete dopants [6] - [33] , and other causes have substantially affected signal system timing [31] , [32] and high-frequency characteristics [33] . Yield analysis and optimization, which take into account the manufacturing tolerances, model uncertainties, fluctuations in process parameters, and other factors, are known as indispensable components of the robust circuit-design procedure [34] - [37] . Diverse approaches have recently been presented to investigate the intrinsic-parameter fluctuations in semiconductor devices [10] - [26] and circuits [27] - [33] . Various suppression technologies have been proposed [10] , [18] - [21] , [23] , [24] , [33] . Among these approaches, the high-κ/metal-gate technology is the key to reduce the intrinsic-parameter fluctuations. However, the use of metal as a gate material introduces a new source of random variation due to the dependence of work function on the orientation of metal grains. The WKF-induced threshold-voltage (V th ) fluctuation has been reported, and the scope is limited to the transistors [39] , [40] . Additionally, the device and circuit performance may depend on different device characteristics. The identification of the dominant fluctuation source in the device and circuit characteristic fluctuations is urgent for the development of nanoscale systems. Several approaches have addressed the impact of RDF on timing and high-frequency characteristics [31] - [33] ; however, the associated impacts on power and power efficiency are lacking. A comprehensive understanding of the intrinsic-parameter fluctuations on nanoscale transistors and circuits is urgent. In this paper, for the first time, we extensively estimate the influences of the intrinsic-parameter fluctuations [the metalgate work-function fluctuation (WKF), process-variation effect (PVE), and random-dopant fluctuation (RDF)] on 16-nm-gate bulk MOSFETs' dc/ac and circuits' timing/power/highfrequency characteristics. The importance of WKF in device and circuit characteristics is identified. The preliminary results show that the WKF and RDF affect device threshold voltage (V th ) most and impact the timing and power of digital circuits. The fluctuation of the dynamic, short-circuit, and static powers is estimated. The total power fluctuation exceeds 15%, which may degrade the reliability of circuits and systems. For the high-frequency characteristics, the device ac characteristics, including gate-capacitance and cutoff fluctuations, the highfrequency property, and the power-added efficiency of a common-source (CS) amplifier, are then advanced. The WKF is found to bring less impact on these two characteristics due to 0018-9383/$26.00 © 2009 IEEE the screening effect of the inversion layer. Similar to the trend of the cutoff frequency, the PVE and RDF dominate the device and circuit characteristic fluctuations. The major fluctuation sources in nanoscale transistors and circuits have been presented herein and then verified by the related device and circuit characteristics. The vast study assesses the fluctuations on digital-circuit performance and reliability, which may benefit CMOS design and technology in the sub-22-nm era. This paper is organized as follows. Section II introduces the simulation technique for studying the effect of intrinsicparameter fluctuations in nanoscale devices and circuits. Section III studies the characteristic fluctuations in 16-nm-gate devices and circuits. Finally, conclusions are drawn, and the future work is suggested.
II. NANO-MOSFET CIRCUIT AND SIMULATION TECHNIQUE
The devices we examined are the 16-nm-gate bulk MOSFETs (width: 16 nm) with amorphous-based TiN/HfSiON gate stacks with an EOT of 1.2 nm [39] . The RDF simulation mainly follows our recent work [20] , [23] , [24] , [33] , in which 758 dopants are randomly generated in a large cube, in which the equivalent doping concentration is 1.48 × 10 18 cm −3 , as shown in Fig. 1(a) . The large cube is then partitioned into subcubes. The number of dopants may vary from 0 to 14, and the average number is six, as shown in Fig. 1(b)-(d) . These subcubes are mapped into the device channel for the 3-D device simulation with discrete dopants, as shown in Fig. 1(e) . The device simulation is performed by solving a set of 3-D driftdiffusion equations with quantum corrections by the density gradient method [42] - [49] , which is conducted using a parallel computing system [56] - [58] . The mobility model used in the device simulation, according to Mathiessen's rule [59] , [60] , can be expressed as
where D = exp(x/l crit ), x is the distance from the interface, and l crit is a fitting parameter. The mobility consists of the following three parts:
1) the surface contribution due to acoustic phonon scatter-
is the transverse electric field normal to the interface of the semiconductor and the insulator, B and C are parameters which are based on physically derived quantities, N 0 and τ are fitting parameters, T is lattice temperature, and K is the temperature dependence of the probability of surface phonon scattering; 2) the contribution attributed to surface roughness scat-
is a reference doping concentration to cancel the unit of the term raised to the power ν in the denominator of χ, δ is a constant that depends on the details of the technology, such as oxide growth conditions, N 1 = 1 cm −3 , and A, α, and η are fitting parameters;
where μ L is the mobility due to bulk phonon scattering and ξ is a fitting parameter.
The mobility model is quantified with our device measurements for the best accuracy, and the characteristic fluctuation has been validated with the experimentally measured dc base band data [23] . Note that, in "atomistic" device simulation, the resolution of individual charges within classical device simulation using a fine mesh creates problems associated with singularities in the Coulomb potential [15] , [16] , [22] . The potential becomes too steep with fine mesh, and therefore, the majority carriers are unphysically trapped by ionized impurities, and the mobile carrier density is reduced [25] , [26] , [31] . Thus, the density-gradient approximation is used to handle discrete charges by properly introducing the quantum-mechanical effects [42] - [49] . The physical model and accuracy of such largescale simulation approach have been quantitatively calibrated by experimentally measured results [23] .
For WKF, considering the size of metal grains and the gate area of the devices, the device gate area is composed of a small number of grains, as shown in Fig. 1 (f). Each grain orientation has a different work function; therefore, the gate work function is a probabilistic distribution rather than a deterministic value. A statistically sound Monte Carlo approach is advanced here for examining such distribution. At first, the gate area is partitioned into several parts according to the average grain size, as shown in Fig. 2(a) . Then, the grain orientation of each part and the total gate work function are randomly generated based on the properties of metal, as shown in Fig. 2 (b) [39] , [40] , [50] - [53] . The work function of each partitioned area (W K i ) is a random value. The summation of W K i is then averaged to obtain the effective work function of the transistor and is then used for WKF-induced σV th estimation. Fig. 2(c) -(e) shows the probability distributions of work function for devices with 1, 4, 9, and 16 grains on the gate area. The distribution is similar to the normal distribution as the number of grains increases. In other words, in a nanoscale transistor with scaled gate area, the distribution is not a normal distribution, and therefore, the WKF-induced σV th may not be a normal distribution as the gate area scales. Fig. 2(f) shows the dependence of the WKFinduced σV th versus the average grain size on a 16 × 16 nm 2 gate area. The material is TiN. The WKF-induced σV th increases significantly as the average grain size increases, which implies the importance of controlling the metal-gate grain size in reducing the WKF effect. The WKF-induced σV th saturates after the 16-nm average grain size because the average grain size becomes larger than the gate area. The average grain size of this study is 4 nm [39] . Notably, the different process of gate formulation, namely, gate first or replacement gate, may change the thermal budget and change the grain size of the metal material. As for the PVE in Fig. 1(g) , the V th roll-off characteristics in Fig. 1 (h) are used to estimate the effect of PVE. The ΔL g and ΔV th are obtained from the V th roll-off curve. σL g is the standard deviation of the generated effective device gate length. The σV th,PVE can thus be calculated from the equations in the inset of Fig. 1(g) . The PVE includes the gate-length deviation and the line-edge roughness, whose magnitude follows the projections of the ITRS roadmap [54] that 3σ L g = 0.7 nm and 3σ LER = 0.8 nm for the 16-nm technology node.
The CS amplifier and the CMOS inverter are used as test circuits, as shown in Fig. 1(i) . Similarly, PMOSFETs with intrinsic-parameter fluctuations are generated according to Figs. 1 and 2. Then, the NMOSFETs and PMOSFETs are randomly selected and used to study the circuit characteristic fluctuations. To compare fairly the NMOSFET-and PMOSFETinduced characteristic fluctuation and eliminate the effect of transistor size on fluctuation, the dimensions of the PMOSFET were the same as those of the NMOSFET, and the absolute value of the nominal threshold voltages for both the NMOSFET and PMOSFET were 140 mV. In estimating circuit characteristics, since no well-established compact model of ultrasmall nanoscale devices is available, to capture the discrete-dopantposition-induced fluctuations, a coupled device-circuit simulation approach [29] , [33] , [41] is employed, as shown in Fig. 1(j) . At first, an initial guess for device bias condition is assumed, and the device characteristics in the test circuit are estimated by solving the device transport equations. The obtained result is the initial guess for the coupled device-circuit simulation. Then, based on Kirchhoff's current law, the nodal equations of the tested circuits are formulated. The formulated circuit equations are coupled to the device transport equations to form a large matrix that contains both circuit and device equations. The large matrix is then solved for simultaneously obtaining device and circuit characteristics. Since the device equations are solved in the coupled device-circuit simulation, the effects of intrinsic-parameter fluctuations on the device and circuit characteristics are thus properly captured. The coupled simulation is solved iteratively until the solution is converged in each time step and bias condition. The characteristic fluctuation of devices was validated with reference to the experimentally measured data [23] to ensure the best accuracy.
III. RESULTS AND DISCUSSION
In this section, the device intrinsic-parameter fluctuations for the 16-nm-gate bulk planar MOSFETs are examined in terms of V th , the gate capacitance (C g ), and the cutoff frequency (F T ). Then, the intrinsic-parameter fluctuation on various electrical characteristics including the delay, the power, and the highfrequency characteristic fluctuations are explored.
A. Device-Level Characteristics
The V th fluctuations of NMOSFETs and PMOSFETs are examined in Table I 
in which σV th,RDF , σV th,WKF , and σV th,PVE are the RDF-, WKF-, and process-variation-induced V th fluctuation, respectively. The results show that the RDF dominates the V th fluctuation in NMOSFETs; however, for the V th fluctuation of PMOS, the WKF becomes the dominating factor because of the large deviation of the work function for different grain orientations in Fig. 2(b) . Notably, the statistical addition of individual fluctuation sources herein, i.e., (2) , simplifies the variability analysis of nanodevices and circuits significantly [25] . The dominant source of fluctuation will not be significantly altered. The WKF-, PVE-, and RDF-fluctuated C g 's are shown in Fig. 3(a)-(c) , where the solid line shows the nominal case with 16-nm-gate 1.48 × 10 18 cm −3 channel doping and the dashed lines are the fluctuated cases. The different intrinsic-parameter fluctuations induced rather different C-V characteristics. Fig. 3(d) shows the gate-capacitance fluctuations (σC g ) with 0-, 0.5-, and 1.0-V gate biases. Different to the results of V th fluctuation, the WKF brought less impact on gate-capacitance fluctuation. At low or negative gate bias, the accumulation layer screens the impact of WKF. Additionally, at low gate bias, the total capacitance decreases because of the increased depletion region. The associated value of C g fluctuation is small. The capacitive response is then dominated by increment of inversion in the moderate inversion. The device characteristics are then impacted by intrinsic-parameterfluctuated electrostatic potentials. If the high V G is achieved, the inversion layer is formed below the surface of the gate oxide, and the total gate capacitance is mostly contributed by the gate-oxide capacitance (C ox ). Therefore, the variation of capacitance now again becomes the variation of the capacitance of the gate oxide (C ox ). Under strong inversion, the gate capacitance is dominated by the inversion layer, and a small change resulting from the WKF in the voltage across the MOS structure will induce a differential change in the inversion layer charge density. The WKF is therefore bringing less impact on the gate-capacitance fluctuation because the inversion charge responds to the change in capacitor voltage (i.e., the WKF is now screened by the inversion layer). Similarly, in RDF, the impact of the individual dopant-induced electrostatic potential variation is screened by the inversion layer itself. However, the screening effect of the inversion layer is weakened by discrete dopants positioned near the channel surface. Therefore, the gate-capacitance fluctuation is still obviously fluctuated at high gate bias. Our preliminary results show that the RDF and PVE dominate the gate-capacitance fluctuations at all gate-bias conditions, respectively. The impacts of the WKF on C g are reduced significantly at low and high gate voltage (V G ) due to the screening effect. Notably, the PVE brings direct impact on gate length and therefore influences the gate capacitance. The PVE-induced gate-capacitance fluctuation is independent of screening effect and should be noticed when the transistor operated in high gate bias, as shown in Fig. 3(d) . However, in RDF, the deviation between the nominal and the averaged F T increases as V G increases due to the randomness of carrier-impurity scattering events and carrier velocity variations [20] . The intrinsic-parameter-induced F T fluctuations are shown in Fig. 4(d) , where the RDF and PVE are the two major factors. The RDF and PVE play the dominating factor in the F T fluctuation. Notably, the impacts of RDF and WKF on F T fluctuation are suppressed at higher V G (> 0.6 V) due to the screening effect. The obtained results are similar to the results, as shown in Fig. 3(d) , in which the WKF bring insignificant impact on C g and F T . Fig. 5(a) shows the high-to-low and low-to-high transition characteristic of the output signal, and the high-to-low delay Table I . The RDF and WKF are the greatest effects upon timing fluctuations, and WKF introduces the largest t LH fluctuation due to the large work-function deviation within the scaled gate area. The WKF has shown its increasing importance in nanoscale transistors, particularly for PMOSFETs' characteristics. Notably, we herein use the transistors' gate capacitance as the load capacitance (C load ) and focused on the device intrinsic-parameter-fluctuation-induced circuit variability. The result of the nominal propagation delay may be changed as we take an additional load capacitance into consideration. Fig. 6 shows the power for the studied transistors. The total power (P total ) consists of the dynamic power (P dyn ), the short-circuit power (P sc ), and the static power (P stat ). Their definitions are given by
B. Digital Integrated Circuits
The f 0−>1 is the clock rate. I sc is the short-circuit current, which is observed as both NMOSFET and PMOSFET are turned on, resulting a dc path between the power rails. T is the switching period. I leakage is the leakage current that flows between the power rails in the absence of switching activity. The short-circuit power is determined by the time of existence of the dc path between the power rails and the short-circuit current. Since the V th for the explored devices are calibrated, the P sc is then determined by the I sc . The I sc is dependent on the saturation current of the devices. The P dyn and P sc are the two significant factors in total power consumption. The corresponding power fluctuations are further shown in Fig. 7 . Fig. 7(a) shows the fluctuations of the dynamic power (σP dyn ) of the bulk planar MOSFET inverter circuits with WKF, PVE, and RDF. The RDF and PVE dominate the dynamic power fluctuation; additionally, the WKF shows less impact due to the smaller gate-capacitance fluctuations. Fig. 7(b) shows the shortcircuit-power fluctuation (σP sc ) for the studied inverter circuits. The short-circuit power is defined by the time of existence of the dc path between the power rails and the short-circuit current and depends on the threshold voltage of NMOSFETs and PMOSFETs, as shown in the inset of Fig. 7(b) . The shortcircuit-power fluctuation is therefore determined by the σV th of the transistors. Thus, the RDF and WKF dominate the σP sc , which is similar to the result of Table I . The WKF starts to play an important role in the σP sc of planar MOSFETs because of the significant σV th induced by WKF. Fig. 7(c) shows the static Fig. 8 shows the characteristics of the employed CS poweramplifier circuits. The nominal output power, the circuit gain, and the power-added efficiency of the CS power amplifier as a function of the input power are plotted, where P out and P in are output and input powers, respectively. A sinusoid input wave with 0.5-V offset voltage is used as input signal. The device channel is continuously doped, and the operation frequency is 10 8 Hz. Owing to the limitation of output signal swing, the nominal value of P out is saturated after 10-dBm input power, which, in turn, decreases the gain of the circuit. The gain fluctuations of the planar MOSFETs resulted from WKF, PVE, and RDF are then shown in Fig. 9(a)-(d) . Since the PVE and RDF dominate gate-capacitance fluctuations due to the significantly affected channel length and depletion region, the PVE and RDF play important roles in high-frequency characteristic fluctuation, as shown in Fig. 9(d) . The effects of WKF in high-frequency characteristics are negligible in this scenario. Additionally, the input signal is a sinusoid wave; therefore, the device may operate in a different operational region if the amplitude of the sinusoid wave is large enough. The enlarged gain fluctuation with increasing input power is resulted from the larger portion of device operation in the linear region. While the magnitude of the input signal swing increases larger than 0.178 V (the input power is larger than 15 dBm), a part of device operation enters the cutoff region and therefore decreases the gain fluctuation. The high-frequency characteristic fluctuations are then shown in Fig. 10(a) , where the fluctuation of the highfrequency circuit gain, the 3-dB bandwidth, and the unitygain bandwidth are extracted, as shown in Fig. 10(b)-(d) , respectively. Similar to the result of Figs. 2 and 3 , the RDF and PVE dominate the high-frequency characteristic fluctuations, and WKF becomes marginal in this analyzing skeleton. WKF effect in PMOSFETs may bring significant impact on t LH characteristics due to the large difference of work function in different grain orientations. The total power fluctuation including the fluctuations of the dynamic, short-circuit, and static powers is about 15.2% for the planar MOSFETs, which may induce significant performance uncertainties, such as temperature and timing, to degrade the reliability of circuits and systems. The dynamic and short-circuit powers are the most important power-dissipation sources. However, the staticpower fluctuation dominates the total power fluctuation due to the exponential relationship between the leakage current and the V th . The significant leakage-power fluctuation was further investigated, which should be considered in robust circuit and system design. For the high-frequency characteristics, the circuit gain, the power, and the power-added efficiency were also explored. Similar to the trend of the device cutoff frequency, the PVE and RDF dominate the device and circuit characteristic fluctuations, and the WKF shows less impact on high-frequency characteristics, owing to the small gate-capacitance fluctuation. The sensitivities of circuit performance with respect to device parameter fluctuation have been reported. It is necessary to include both the WKF and RDF effects in studying digitalcircuit reliability; however, for the high-frequency applications, the PVE and RDF effects are dominating factors. We are currently working on the study of the possible correlations between each fluctuation source. The interaction of V th change due to different sources may be important and need to be properly incorporated. Additionally, the 3-D Monte Carlo device simulation with, for example, ab initio impurity scattering [17] , [26] , may provide more rich physical insights and accurate estimations, which will also be addressed in our future work.
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